Datasheet
Test Report - with 50cm cable
Test Report - with 100cm cable
- MCIO 74P(SFF-TA-1016) to PCIe x16 Gen5 convert
- Built-in MCIO 74P connector x2pcs
- Built-in ReDriver to extend PCIe 5.0, 16GT/s 16 lanes differential pair signals data link width.
- The PCIe 16 lanes can be bifurcated into four x4 link width to support different system topologies
- Built-in PCIe 100MHz Clock buffer(Address: 0x6C) for MCIO 74P dual port
- Built-in SMBus Switch(Address: 0x70) with Reset Funtion for MCIO 74P SMBus communication
- Built-in SMBus I/O Expander(Address: 0x20) for OOB(out of band) management to remote MCIO 74P Reset signals.
- Supports PCIe PERST# management to control MCIO 74P Reset signals.
- Built-in PERST# Bus Buffer to extend reach for PCB and cable.
- Built-in WAKE#, CLKREQ#, PWRBRK# Auto-Bidirectional Bus Buffer to extend reach for PCB and cable.
- Built-in 12V to 3.3V, 5.5A PWM Power controller
- Built-in 3.3V Load Switch for ReDriver controller Power Protection.
- Built-in 3.3VAUX , 500mA Load Switch for sideband controller Protection.
- The WAKE# signals power supply can choose +3.3V or 3.3VAUX, the default is 3.3VAUX
- LED1 Green LED on indicates 12V Power ready
- LED2 Green LED on indicates 3.3V Power ready
- LED3 Green LED on indicates 3.3VAUX Power ready
- LED4 Red LED on indicates 12V Power error
- LED5 Red ON to OFF indicates PERST# Normal (Function intentionally inverted)
- LED6 Red ON to OFF indicates PERST# Normal (Function intentionally inverted)
- LED7 Red ON to OFF indicates PERST# Normal (Function intentionally inverted)
- LED8 Green LED on indicates AIC ready
 For EP6105.jpg)
